JPH054280Y2 - - Google Patents
Info
- Publication number
- JPH054280Y2 JPH054280Y2 JP1986058054U JP5805486U JPH054280Y2 JP H054280 Y2 JPH054280 Y2 JP H054280Y2 JP 1986058054 U JP1986058054 U JP 1986058054U JP 5805486 U JP5805486 U JP 5805486U JP H054280 Y2 JPH054280 Y2 JP H054280Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit board
- hole
- eprom
- erasing
- molding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986058054U JPH054280Y2 (en]) | 1986-04-17 | 1986-04-17 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986058054U JPH054280Y2 (en]) | 1986-04-17 | 1986-04-17 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62170632U JPS62170632U (en]) | 1987-10-29 |
JPH054280Y2 true JPH054280Y2 (en]) | 1993-02-02 |
Family
ID=30888304
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1986058054U Expired - Lifetime JPH054280Y2 (en]) | 1986-04-17 | 1986-04-17 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH054280Y2 (en]) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56150871A (en) * | 1980-04-24 | 1981-11-21 | Toshiba Corp | Semiconductor device |
-
1986
- 1986-04-17 JP JP1986058054U patent/JPH054280Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS62170632U (en]) | 1987-10-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5869356A (en) | Method and structure for constraining the flow of incapsulant applied to an I/C chip on a substrate | |
JP3431406B2 (ja) | 半導体パッケージ装置 | |
US4860087A (en) | Semiconductor device and process for producing the same | |
US20040159961A1 (en) | Semiconductor chip and method for producing housing | |
JP2006344822A (ja) | 半導体装置用実装基板及び半導体装置の実装構造 | |
JPH054280Y2 (en]) | ||
JPS58134449A (ja) | Lsiパツケ−ジ | |
JP2797598B2 (ja) | 混成集積回路基板 | |
JPH0319259A (ja) | 半導体装置 | |
JPS58127338A (ja) | 電子部品の構造 | |
JPS5911658A (ja) | 半導体装置 | |
KR100244509B1 (ko) | 반도체 패키지의 제조방법 | |
JPH0537478Y2 (en]) | ||
JPH0375539U (en]) | ||
JPH0273663A (ja) | 混成集積回路装置 | |
JPS6255196U (en]) | ||
FR2795200B1 (fr) | Dispositif electronique comportant au moins une puce fixee sur un support et procede de fabrication d'un tel dispositif | |
JPS614436U (ja) | 半導体装置用パツケ−ジ | |
JPH0339853U (en]) | ||
JPH0410337U (en]) | ||
JPS6446963A (en) | Package for semiconductor integrated circuit | |
JPH0470739U (en]) | ||
JPH01121953U (en]) | ||
JPH0327556A (ja) | ダムフレーム用マスク | |
JPH01153529U (en]) |